


Control/Status Registers E

E.1 OVERVIEW









This appendix shows bit definitions for 1) the memory-mapped control registers and 2) other (non-memory-mapped) control and status registers of all ADSP-21xx processors. The memory-mapped registers are listed in descending address order. Default bit values at reset are shown; if no value is shown, the bit is undefined at reset. Reserved bits are shown on a gray field. These bits should always be written with zeros.

Memory-Mapped Registers





* Bit 5 initialized to 1 on ADSP-2171, ADSP-21msp58/59
Bit 5 initialized to 0 on ADSP-2101, ADSP-2105, ADSP-2115, ADSP-2111

E Control/Status Registers



Control/Status Registers E

Memory-Mapped Registers




Default bit values at reset are shown; if no value is shown, the bit is undefined at reset.
 Reserved bits are shown on a gray field—these bits should always be written with zeros.

E Control/Status Registers

Memory-Mapped Registers


SPORT0 Control Register

(Not on ADSP-2105)






SPORT0 Multichannel Word Enables

(Not on ADSP-2105)



Control/Status Registers E

Memory-Mapped Registers



$$\text{SCLKDIV} = \frac{\text{CLKOUT frequency}}{2 * (\text{SCLK frequency})} - 1$$


$$\text{RFSDIV} = \frac{\text{SCLK frequency}}{\text{RFS frequency}} - 1$$

Default bit values at reset are shown; if no value is shown, the bit is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written with zeros.


E Control/Status Registers

Memory-Mapped Registers


SPORT1 Control Register



SPORT1 SCLKDIV Serial Clock Divide Modulus



SPORT1 RFSDIV Receive Frame Sync Divide Modulus




$$\text{SCLKDIV} = \frac{\text{CLKOUT frequency}}{2 * (\text{SCLK frequency})} - 1$$

$$\text{RFSDIV} = \frac{\text{SCLK frequency}}{\text{RFS frequency}} - 1$$

Control/Status Registers E


Memory-Mapped Registers

SPORT1 Autobuffer Control Register (Not on ADSP-21msp5x)



XTALDIS, XTALDELAY, PDFORCE, and PUCR are only on the ADSP-2171, ADSP-2181, and ADSP-21msp58/59 processors.

Analog Autobuffer Control Register (ADSP-21msp5x only)




Default bit values at reset are shown; if no value is shown, the bit is undefined at reset. Reserved bits are shown on a gray field—these bits should always be written with zeros.

E Control/Status Registers

Memory-Mapped Registers

Analog Control Register


(ADSP-21msp5x only)




Analog Data Registers

(ADSP-21msp5x only)

ADC Receive Data



DAC Transmit Data




Control/Status Registers E

Memory-Mapped Registers


HMASK Interrupt Mask Register

(ADSP-2171, ADSP-2111,
ADSP-21msp5x only)



HSR7 Status Register

(ADSP-2171, ADSP-2111,
ADSP-21msp5x only)





Default bit values at reset are shown; if no value is shown, the bit is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written with zeros.

E Control/Status Registers

Memory-Mapped Registers







HSR6 Status Register

(ADSP-2171, ADSP-2111,
ADSP-21msp5x only)





HIP Data Registers

(ADSP-2171, ADSP-2111,
ADSP-21msp5x only)



Control/Status Registers E



Memory-Mapped Registers




Default bit values at reset are shown; if no value is shown, the bit is undefined at reset. Reserved bits are shown on a gray field—these bits should always be written with zeros.

E Control/Status Registers

Memory-Mapped Registers






or



Control/Status Registers E





Memory-Mapped Registers



Default bit values at reset are shown; if no value is shown, the bit is undefined at reset. Reserved bits are shown on a gray field—these bits should always be written with zeros.


E Control/Status Registers

Non-Memory-Mapped Registers




Control/Status Registers E

Non-Memory-Mapped Registers



ADSP-2101
ADSP-2105
ADSP-2115




ADSP-2101
ADSP-2105
ADSP-2115
ADSP-2111

Default bit values at reset are shown; if no value is shown, the bit is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written with zeros.



E Control/Status Registers

Non-Memory-Mapped Registers



Control/Status Registers E



Non-Memory-Mapped Registers



Default bit values at reset are shown; if no value is shown, the bit is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written with zeros.



E Control/Status Registers

Non-Memory-Mapped Registers



Control/Status Registers E

Non-Memory-Mapped Registers




Default bit values at reset are shown; if no value is shown, the bit is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written with zeros.

E Control/Status Registers


Processor Core

DATA ADDRESS GENERATORS


DAG1
(DM addressing only)
Bit-reverse capability




DAG2
(DM and PM addressing)
Indirect branch capability




PROGRAM SEQUENCER




ALU




MAC




SHIFTER




BUS EXCHANGE




TIMER




MEMORY INTERFACE




SPORT 0




ANALOG INTERFACE (ADSP-21msp5x)



SPORT 1



HOST INTERFACE PORT (ADSP-2171, ADSP-2111, ADSP-21msp5x)



IDMA PORT BDMA PORT PROGRAMMABLE FLAGS (ADSP-2181)

